New DMA routines
Imported-from: https://svn.code.sf.net/p/dosbox/code-0/dosbox/trunk@1727
This commit is contained in:
Sjoerd van der Berg
parent
12e1f8a18b
commit
8b3fd8a4ae
2 changed files with 233 additions and 555 deletions
185
include/dma.h
185
include/dma.h
|
|
@ -16,180 +16,77 @@
|
|||
* Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
|
||||
*/
|
||||
|
||||
/* $Id: dma.h,v 1.9 2004-01-10 14:03:33 qbix79 Exp $ */
|
||||
/* $Id: dma.h,v 1.10 2004-03-15 14:53:32 harekiet Exp $ */
|
||||
|
||||
#ifndef __DMA_H
|
||||
#define __DMA_H
|
||||
|
||||
#include "mem.h"
|
||||
enum DMAEvent {
|
||||
DMA_REACHED_TC,
|
||||
DMA_MASKED,
|
||||
DMA_UNMASKED,
|
||||
};
|
||||
|
||||
#define DMA_MODE_DEMAND 0
|
||||
#define DMA_MODE_SINGLE 1
|
||||
#define DMA_MODE_BLOCK 2
|
||||
#define DMA_MODE_CASCADE 3
|
||||
|
||||
#define DMA_BASEADDR 0
|
||||
#define DMA_TRANSCOUNT 1
|
||||
#define DMA_PAGEREG 2
|
||||
|
||||
#define DMA_CMDREG 0
|
||||
#define DMA_MODEREG 1
|
||||
#define DMA_CLEARREG 2
|
||||
#define DMA_DMACREG 3
|
||||
#define DMA_CLRMASKREG 4
|
||||
#define DMA_SINGLEREG 5
|
||||
#define DMA_WRITEALLREG 6
|
||||
|
||||
static Bit8u ChannelPorts [3][8] = { 0x00, 0x02, 0x04, 0x06, 0xff, 0xc4, 0xc8, 0xcc,
|
||||
0x01, 0x03, 0x05, 0x07, 0xff, 0xc6, 0xca, 0xce,
|
||||
0x87, 0x83, 0x81, 0x82, 0xff, 0x8b, 0x89, 0x8a };
|
||||
|
||||
static Bit8u ControllerPorts [2][7] = { 0x08, 0x0b, 0x0c, 0x0d, 0x0e, 0x0a, 0xf,
|
||||
0xd0, 0xd6, 0xd8, 0xda, 0xdc, 0xd4, 0xde };
|
||||
|
||||
|
||||
typedef void (* DMA_EnableCallBack)(bool enable);
|
||||
|
||||
typedef void (* DMA_NewCallBack)(void *useChannel, bool tc);
|
||||
|
||||
void DMA_SetEnableCallBack(Bitu channel,DMA_EnableCallBack callback);
|
||||
|
||||
void DMA_CheckEnabled(void * usechan);
|
||||
|
||||
Bitu DMA_8_Read(Bitu channel,Bit8u * buffer,Bitu count);
|
||||
Bitu DMA_8_Write(Bitu dmachan,Bit8u * buffer,Bitu count);
|
||||
|
||||
Bitu DMA_16_Read(Bitu channel,Bit8u * buffer,Bitu count);
|
||||
Bitu DMA_16_Write(Bitu dmachan,Bit8u * buffer,Bitu count);
|
||||
|
||||
extern Bit8u read_dmaB(Bit32u port);
|
||||
extern Bit16u read_dmaW(Bit32u port);
|
||||
|
||||
extern void write_dmaB(Bit32u port,Bit8u val);
|
||||
extern void write_dmaW(Bit32u port,Bit16u val);
|
||||
class DmaChannel;
|
||||
typedef void (* DMA_CallBack)(DmaChannel * chan,DMAEvent event);
|
||||
|
||||
class DmaController {
|
||||
public:
|
||||
bool flipflop;
|
||||
Bit8u ctrlnum;
|
||||
Bit8u chanbase;
|
||||
public:
|
||||
|
||||
DmaController(Bit8u num) {
|
||||
int i;
|
||||
for(i=0;i<7;i++) {
|
||||
IO_RegisterReadBHandler(ControllerPorts[num][i],read_dmaB);
|
||||
IO_RegisterReadWHandler(ControllerPorts[num][i],read_dmaW);
|
||||
|
||||
IO_RegisterWriteBHandler(ControllerPorts[num][i],write_dmaB);
|
||||
IO_RegisterWriteWHandler(ControllerPorts[num][i],write_dmaW);
|
||||
}
|
||||
flipflop = true;
|
||||
flipflop = false;
|
||||
ctrlnum = num;
|
||||
chanbase = num * 4;
|
||||
}
|
||||
|
||||
Bit16u portRead(Bit32u port, bool eightbit);
|
||||
void portWrite(Bit32u port, Bit16u val, bool eightbit);
|
||||
|
||||
};
|
||||
|
||||
|
||||
|
||||
class DmaChannel {
|
||||
public:
|
||||
|
||||
Bit8u channum;
|
||||
Bit32u pagebase;
|
||||
Bit16u baseaddr;
|
||||
Bit16u current_addr;
|
||||
Bit16u pageaddr;
|
||||
PhysPt physaddr;
|
||||
PhysPt curraddr;
|
||||
Bit32s transcnt;
|
||||
Bit32s currcnt;
|
||||
DmaController *myController;
|
||||
bool DMA16;
|
||||
bool addr_changed;
|
||||
public:
|
||||
Bit8u dmamode;
|
||||
bool dir;
|
||||
Bit16u curraddr;
|
||||
Bit16u basecnt;
|
||||
Bit16u currcnt;
|
||||
Bit8u channum;
|
||||
Bit8u pagenum;
|
||||
Bit8u DMA16;
|
||||
bool increment;
|
||||
bool autoinit;
|
||||
Bit8u trantype;
|
||||
bool masked;
|
||||
bool enabled;
|
||||
DMA_EnableCallBack enable_callback;
|
||||
DMA_NewCallBack newcallback;
|
||||
bool tcount;
|
||||
DMA_CallBack callback;
|
||||
|
||||
DmaChannel(Bit8u num, DmaController *useController, bool sb) {
|
||||
int i;
|
||||
masked = true;
|
||||
enabled = false;
|
||||
enable_callback = NULL;
|
||||
newcallback = NULL;
|
||||
if(num == 4) return;
|
||||
addr_changed=false;
|
||||
|
||||
for(i=0;i<3;i++) {
|
||||
IO_RegisterReadBHandler(ChannelPorts[i][num],read_dmaB);
|
||||
IO_RegisterReadWHandler(ChannelPorts[i][num],read_dmaW);
|
||||
|
||||
IO_RegisterWriteBHandler(ChannelPorts[i][num],write_dmaB);
|
||||
IO_RegisterWriteWHandler(ChannelPorts[i][num],write_dmaW);
|
||||
}
|
||||
myController = useController;
|
||||
channum = num;
|
||||
DMA16 = sb;
|
||||
baseaddr = 0;
|
||||
pageaddr = 0;
|
||||
physaddr = 0;
|
||||
curraddr = 0;
|
||||
transcnt = 0;
|
||||
currcnt = 0;
|
||||
dir = false;
|
||||
autoinit = false;
|
||||
DmaChannel(Bit8u num, bool dma16);
|
||||
void DoCallBack(DMAEvent event) {
|
||||
if (callback) (*callback)(this,event);
|
||||
}
|
||||
|
||||
void RegisterCallback(DMA_NewCallBack useCallBack) { newcallback = useCallBack; }
|
||||
|
||||
void reset(void) {
|
||||
addr_changed=false;
|
||||
curraddr = physaddr;
|
||||
currcnt = transcnt+1;
|
||||
current_addr = baseaddr;
|
||||
//LOG(LOG_DMA,LOG_NORMAL)("Setup at address %X:%X count %X",pageaddr,baseaddr,currcnt);
|
||||
void SetMask(bool _mask) {
|
||||
masked=_mask;
|
||||
DoCallBack(masked ? DMA_MASKED : DMA_UNMASKED);
|
||||
}
|
||||
|
||||
void MakeCallback(bool tc) {
|
||||
if (newcallback != NULL) {
|
||||
if(tc) {
|
||||
(*newcallback)(this, true);
|
||||
} else {
|
||||
if ((enabled) && (!masked) && (transcnt!=0)) {
|
||||
(*newcallback)(this, false);
|
||||
}
|
||||
}
|
||||
|
||||
}
|
||||
void Register_Callback(DMA_CallBack _cb) {
|
||||
callback = _cb;
|
||||
SetMask(masked);
|
||||
}
|
||||
|
||||
Bit32u Read(Bit32s requestsize, Bit8u * buffer);
|
||||
|
||||
Bit32u Write(Bit32s requestsize, Bit8u * buffer);
|
||||
|
||||
void calcPhys(void);
|
||||
|
||||
Bit16u portRead(Bit32u port, bool eightbit);
|
||||
|
||||
void portWrite(Bit32u port, Bit16u val, bool eightbit);
|
||||
|
||||
// Notify channel when mask changes
|
||||
void Notify(void);
|
||||
|
||||
void ReachedTC(void) {
|
||||
tcount=true;
|
||||
DoCallBack(DMA_REACHED_TC);
|
||||
}
|
||||
void SetPage(Bit8u val) {
|
||||
pagenum=val;
|
||||
pagebase=(pagenum >> DMA16) << (16+DMA16);
|
||||
}
|
||||
Bitu Read(Bitu size, Bit8u * buffer);
|
||||
Bitu Write(Bitu size, Bit8u * buffer);
|
||||
};
|
||||
|
||||
|
||||
extern DmaChannel *DmaChannels[8];
|
||||
extern DmaController *DmaControllers[2];
|
||||
|
||||
|
||||
|
||||
#endif
|
||||
|
||||
|
||||
|
|
|
|||
|
|
@ -30,445 +30,226 @@
|
|||
DmaChannel *DmaChannels[8];
|
||||
DmaController *DmaControllers[2];
|
||||
|
||||
|
||||
Bit16u DmaController::portRead(Bit32u port, bool eightbit) {
|
||||
LOG_MSG("Reading DMA controller at %x", port);
|
||||
return 0xffff;
|
||||
static void DMA_WriteControllerReg(DmaController * cont,Bitu reg,Bitu val,Bitu len) {
|
||||
DmaChannel * chan;Bitu i;
|
||||
Bitu base=cont->chanbase;
|
||||
switch (reg) {
|
||||
case 0x0:case 0x2:case 0x4:case 0x6:
|
||||
chan=DmaChannels[base+(reg >> 1)];
|
||||
cont->flipflop=!cont->flipflop;
|
||||
if (cont->flipflop) {
|
||||
chan->baseaddr=(chan->baseaddr&0xff00)|val;
|
||||
chan->curraddr=(chan->curraddr&0xff00)|val;
|
||||
} else {
|
||||
chan->baseaddr=(chan->baseaddr&0x00ff)|(val << 8);
|
||||
chan->curraddr=(chan->curraddr&0x00ff)|(val << 8);
|
||||
}
|
||||
break;
|
||||
case 0x1:case 0x3:case 0x5:case 0x7:
|
||||
chan=DmaChannels[base+(reg >> 1)];
|
||||
cont->flipflop=!cont->flipflop;
|
||||
if (cont->flipflop) {
|
||||
chan->basecnt=(chan->basecnt&0xff00)|val;
|
||||
chan->currcnt=(chan->currcnt&0xff00)|val;
|
||||
} else {
|
||||
chan->basecnt=(chan->basecnt&0x00ff)|(val << 8);
|
||||
chan->currcnt=(chan->currcnt&0x00ff)|(val << 8);
|
||||
}
|
||||
break;
|
||||
case 0x8: /* Comand reg not used */
|
||||
break;
|
||||
case 0x9: /* Request registers, memory to memory */
|
||||
//TODO Warning?
|
||||
break;
|
||||
case 0xa: /* Mask Register */
|
||||
chan=DmaChannels[base+(val & 3 )];
|
||||
chan->SetMask((val & 0x4)>0);
|
||||
break;
|
||||
case 0xb: /* Mode Register */
|
||||
chan=DmaChannels[base+(val & 3 )];
|
||||
chan->autoinit=(val & 0x10) > 0;
|
||||
chan->increment=(val & 0x20) > 0;
|
||||
//TODO Maybe other bits?
|
||||
break;
|
||||
case 0xc: /* Clear Flip/Flip */
|
||||
cont->flipflop=false;
|
||||
break;
|
||||
case 0xd: /* Master Clear/Reset */
|
||||
for (i=0;i<4;i++) {
|
||||
DmaChannels[base+i]->SetMask(true);
|
||||
DmaChannels[base+i]->tcount=false;
|
||||
}
|
||||
cont->flipflop=false;
|
||||
break;
|
||||
case 0xe: /* Clear Mask register */
|
||||
for (i=0;i<4;i++) {
|
||||
DmaChannels[base+i]->SetMask(false);
|
||||
}
|
||||
break;
|
||||
case 0xf: /* Multiple Mask register */
|
||||
for (i=0;i<4;i++) {
|
||||
DmaChannels[base+i]->SetMask(val & 1);
|
||||
val>>=1;
|
||||
}
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
||||
void DmaController::portWrite(Bit32u port, Bit16u val, bool eightbit) {
|
||||
bool found;
|
||||
found = false;
|
||||
if(port == ControllerPorts[ctrlnum][DMA_CLRMASKREG]) {
|
||||
found = true;
|
||||
flipflop = true;
|
||||
// Disable DMA requests
|
||||
// Clear command and status registers
|
||||
}
|
||||
if(port == ControllerPorts[ctrlnum][DMA_SINGLEREG]) {
|
||||
found = true;
|
||||
int dmachan;
|
||||
dmachan = (ctrlnum * 2) + (val & 0x3);
|
||||
DmaChannels[dmachan]->masked = ((val & 0x4) == 0x4);
|
||||
DmaChannels[dmachan]->Notify();
|
||||
}
|
||||
if(port == ControllerPorts[ctrlnum][DMA_WRITEALLREG]) {
|
||||
found = true;
|
||||
int dmachan,i,r;
|
||||
dmachan = (ctrlnum * 2);
|
||||
r = 0;
|
||||
for(i=dmachan;i<dmachan+4;i++) {
|
||||
DmaChannels[i]->masked = (((val >> r) & 0x1) == 0x1);
|
||||
DmaChannels[i]->Notify();
|
||||
r++;
|
||||
static Bitu DMA_ReadControllerReg(DmaController * cont,Bitu reg,Bitu len) {
|
||||
DmaChannel * chan;Bitu i,ret;
|
||||
Bitu base=cont->chanbase;
|
||||
switch (reg) {
|
||||
case 0x0:case 0x2:case 0x4:case 0x6:
|
||||
chan=DmaChannels[base+(reg >> 1)];
|
||||
cont->flipflop=!cont->flipflop;
|
||||
if (cont->flipflop) {
|
||||
return chan->curraddr & 0xff;
|
||||
} else {
|
||||
return (chan->curraddr >> 8) & 0xff;
|
||||
}
|
||||
|
||||
case 0x1:case 0x3:case 0x5:case 0x7:
|
||||
chan=DmaChannels[base+(reg >> 1)];
|
||||
cont->flipflop=!cont->flipflop;
|
||||
if (cont->flipflop) {
|
||||
return chan->currcnt & 0xff;
|
||||
} else {
|
||||
return (chan->currcnt >> 8) & 0xff;
|
||||
}
|
||||
case 0x8:
|
||||
ret=0;
|
||||
for (i=0;i<4;i++) {
|
||||
chan=DmaChannels[base+i];
|
||||
if (chan->tcount) ret|=1 << i;
|
||||
chan->tcount=false;
|
||||
if (chan->callback) ret|=1 << (i+4);
|
||||
}
|
||||
return ret;
|
||||
default:
|
||||
LOG_MSG("Trying to read undefined DMA Red %x",reg);
|
||||
}
|
||||
if(port == ControllerPorts[ctrlnum][DMA_CLEARREG]) {
|
||||
found = true;
|
||||
flipflop = true;
|
||||
}
|
||||
if(port == ControllerPorts[ctrlnum][DMA_MODEREG]) {
|
||||
found = true;
|
||||
int dmachan;
|
||||
dmachan = (ctrlnum * 2) + (val & 0x3);
|
||||
DmaChannels[dmachan]->trantype = (val >> 2) & 0x3;
|
||||
DmaChannels[dmachan]->autoinit = ((val & 0x10) == 0x10);
|
||||
DmaChannels[dmachan]->dir = ((val & 0x20) == 0x20);
|
||||
DmaChannels[dmachan]->dmamode = (val >> 6) & 0x3;
|
||||
DmaChannels[dmachan]->Notify();
|
||||
}
|
||||
if(!found) LOG_MSG("Write to DMA port %x with %x", port, val);
|
||||
|
||||
return 0xffffffff;
|
||||
}
|
||||
|
||||
|
||||
Bit32u DmaChannel::Read(Bit32s requestsize, Bit8u * buffer) {
|
||||
Bit32s bytesread;
|
||||
bytesread = 0;
|
||||
if(autoinit) {
|
||||
while(requestsize>0) {
|
||||
if(currcnt>=requestsize) {
|
||||
MEM_BlockRead(curraddr,buffer,requestsize);
|
||||
curraddr+=requestsize;
|
||||
buffer+=requestsize;
|
||||
currcnt-=requestsize;
|
||||
bytesread+=requestsize;
|
||||
requestsize=0;
|
||||
break;
|
||||
} else {
|
||||
MEM_BlockRead(curraddr,buffer,currcnt);
|
||||
bytesread+=currcnt;
|
||||
buffer+=currcnt;
|
||||
requestsize-=currcnt;
|
||||
reset();
|
||||
MakeCallback(true);
|
||||
}
|
||||
}
|
||||
if(currcnt==0) {
|
||||
reset();
|
||||
MakeCallback(true);
|
||||
}
|
||||
return bytesread;
|
||||
static void DMA_Write_PortB(Bit32u port,Bit8u val) {
|
||||
if (port<0x10) {
|
||||
DMA_WriteControllerReg(DmaControllers[0],port,val,1);
|
||||
} else if (port>=0xc0 && port <=0xdf) {
|
||||
DMA_WriteControllerReg(DmaControllers[1],(port-0xc0) >> 1,val,1);
|
||||
} else switch (port) {
|
||||
case 0x81:DmaChannels[2]->SetPage(val);break;
|
||||
case 0x82:DmaChannels[3]->SetPage(val);break;
|
||||
case 0x83:DmaChannels[1]->SetPage(val);break;
|
||||
case 0x89:DmaChannels[6]->SetPage(val);break;
|
||||
case 0x8a:DmaChannels[7]->SetPage(val);break;
|
||||
case 0x8b:DmaChannels[5]->SetPage(val);break;
|
||||
}
|
||||
}
|
||||
|
||||
static Bit8u DMA_Read_PortB(Bit32u port) {
|
||||
if (port<0x10) {
|
||||
return DMA_ReadControllerReg(DmaControllers[0],port,1);
|
||||
} else if (port>=0xc0 && port <=0xdf) {
|
||||
return DMA_ReadControllerReg(DmaControllers[1],(port-0xc0) >> 1,1);
|
||||
}
|
||||
}
|
||||
|
||||
DmaChannel::DmaChannel(Bit8u num, bool dma16) {
|
||||
masked = true;
|
||||
callback = NULL;
|
||||
if(num == 4) return;
|
||||
channum = num;
|
||||
DMA16 = dma16 ? 0x1 : 0x0;
|
||||
pagenum = 0;
|
||||
pagebase = 0;
|
||||
baseaddr = 0;
|
||||
curraddr = 0;
|
||||
basecnt = 0;
|
||||
currcnt = 0;
|
||||
increment = true;
|
||||
autoinit = false;
|
||||
tcount = false;
|
||||
}
|
||||
|
||||
Bitu DmaChannel::Read(Bitu want, Bit8u * buffer) {
|
||||
Bitu done=0;
|
||||
again:
|
||||
Bitu left=(currcnt+1);
|
||||
if (want<left) {
|
||||
MEM_BlockRead(pagebase+(curraddr << DMA16),buffer,want << DMA16);
|
||||
done+=want;
|
||||
curraddr+=want;
|
||||
currcnt-=want;
|
||||
} else {
|
||||
if(currcnt>=requestsize) {
|
||||
MEM_BlockRead(curraddr,buffer,requestsize);
|
||||
curraddr+=requestsize;
|
||||
buffer+=requestsize;
|
||||
currcnt-=requestsize;
|
||||
bytesread+=requestsize;
|
||||
MEM_BlockRead(pagebase+(curraddr << DMA16),buffer,left << DMA16);
|
||||
buffer+=left << DMA16;
|
||||
want-=left;
|
||||
done+=left;
|
||||
ReachedTC();
|
||||
if (autoinit) {
|
||||
currcnt=basecnt;
|
||||
curraddr=baseaddr;
|
||||
if (want) goto again;
|
||||
} else {
|
||||
MEM_BlockRead(curraddr,buffer,currcnt);
|
||||
buffer+=currcnt;
|
||||
requestsize-=currcnt;
|
||||
bytesread+=currcnt;
|
||||
currcnt=0;
|
||||
curraddr+=left;
|
||||
currcnt=0xffff;
|
||||
SetMask(true);
|
||||
}
|
||||
}
|
||||
if(currcnt==0) MakeCallback(true);
|
||||
return bytesread;
|
||||
return done;
|
||||
}
|
||||
|
||||
Bit32u DmaChannel::Write(Bit32s requestsize, Bit8u * buffer) {
|
||||
Bit32s byteswrite;
|
||||
byteswrite = 0;
|
||||
if(autoinit) {
|
||||
while(requestsize>0) {
|
||||
if(currcnt>=requestsize) {
|
||||
MEM_BlockWrite(curraddr,buffer,requestsize);
|
||||
curraddr+=requestsize;
|
||||
buffer+=requestsize;
|
||||
currcnt-=requestsize;
|
||||
byteswrite+=requestsize;
|
||||
requestsize=0;
|
||||
break;
|
||||
} else {
|
||||
MEM_BlockWrite(curraddr,buffer,currcnt);
|
||||
byteswrite+=currcnt;
|
||||
buffer+=currcnt;
|
||||
requestsize-=currcnt;
|
||||
reset();
|
||||
MakeCallback(true);
|
||||
}
|
||||
}
|
||||
if(currcnt==0) {
|
||||
reset();
|
||||
MakeCallback(true);
|
||||
}
|
||||
return byteswrite;
|
||||
|
||||
Bitu DmaChannel::Write(Bitu want, Bit8u * buffer) {
|
||||
Bitu done=0;
|
||||
again:
|
||||
Bitu left=(currcnt+1);
|
||||
if (want<left) {
|
||||
MEM_BlockWrite(pagebase+(curraddr << DMA16),buffer,want << DMA16);
|
||||
done+=want;
|
||||
curraddr+=want;
|
||||
currcnt-=want;
|
||||
} else {
|
||||
if(currcnt>=requestsize) {
|
||||
MEM_BlockWrite(curraddr,buffer,requestsize);
|
||||
curraddr+=requestsize;
|
||||
buffer+=requestsize;
|
||||
currcnt-=requestsize;
|
||||
byteswrite+=requestsize;
|
||||
MEM_BlockWrite(pagebase+(curraddr << DMA16),buffer,left << DMA16);
|
||||
buffer+=left << DMA16;
|
||||
want-=left;
|
||||
done+=left;
|
||||
ReachedTC();
|
||||
if (autoinit) {
|
||||
currcnt=basecnt;
|
||||
curraddr=baseaddr;
|
||||
if (want) goto again;
|
||||
} else {
|
||||
MEM_BlockWrite(curraddr,buffer,currcnt);
|
||||
buffer+=currcnt;
|
||||
requestsize-=currcnt;
|
||||
byteswrite+=currcnt;
|
||||
currcnt=0;
|
||||
curraddr+=left;
|
||||
currcnt=0xffff;
|
||||
SetMask(true);
|
||||
}
|
||||
}
|
||||
if(currcnt==0) MakeCallback(true);
|
||||
return byteswrite;
|
||||
return done;
|
||||
}
|
||||
|
||||
|
||||
void DmaChannel::calcPhys(void) {
|
||||
if (DMA16) {
|
||||
physaddr = (baseaddr << 1) | ((pageaddr >> 1) << 17);
|
||||
} else {
|
||||
physaddr = (baseaddr) | (pageaddr << 16);
|
||||
}
|
||||
curraddr = physaddr;
|
||||
current_addr = baseaddr;
|
||||
}
|
||||
|
||||
#define ff myController->flipflop
|
||||
|
||||
Bit16u DmaChannel::portRead(Bit32u port, bool eightbit) {
|
||||
if (port == ChannelPorts[DMA_BASEADDR][channum]) {
|
||||
if(eightbit) {
|
||||
if(ff) {
|
||||
ff = !ff;
|
||||
return current_addr & 0xff;
|
||||
} else {
|
||||
ff = !ff;
|
||||
return current_addr >> 8;
|
||||
}
|
||||
} else {
|
||||
return current_addr;
|
||||
}
|
||||
}
|
||||
if (port == ChannelPorts[DMA_TRANSCOUNT][channum]) {
|
||||
if(eightbit) {
|
||||
if(ff) {
|
||||
ff = !ff;
|
||||
return (Bit8u)(currcnt-1);
|
||||
} else {
|
||||
ff = !ff;
|
||||
return (Bit8u)((currcnt-1) >> 8);
|
||||
}
|
||||
} else {
|
||||
return (Bit16u)currcnt;
|
||||
}
|
||||
}
|
||||
if (port == ChannelPorts[DMA_PAGEREG][channum]) return pageaddr;
|
||||
return 0xffff;
|
||||
}
|
||||
|
||||
void DmaChannel::portWrite(Bit32u port, Bit16u val, bool eightbit) {
|
||||
if (port == ChannelPorts[DMA_BASEADDR][channum]) {
|
||||
if(eightbit) {
|
||||
if(ff) {
|
||||
baseaddr = (baseaddr & 0xff00) | (Bit8u)val;
|
||||
} else {
|
||||
baseaddr = (baseaddr & 0xff) | (val << 8);
|
||||
}
|
||||
ff = !ff;
|
||||
} else {
|
||||
baseaddr = val;
|
||||
}
|
||||
calcPhys();
|
||||
addr_changed = true;
|
||||
}
|
||||
if (port == ChannelPorts[DMA_TRANSCOUNT][channum]) {
|
||||
if(eightbit) {
|
||||
if(ff) {
|
||||
transcnt = (transcnt & 0xff00) | (Bit8u)val;
|
||||
} else {
|
||||
transcnt = (transcnt & 0xff) | (val << 8);
|
||||
}
|
||||
ff = !ff;
|
||||
} else {
|
||||
transcnt = val;
|
||||
}
|
||||
currcnt = transcnt+1;
|
||||
addr_changed = true;
|
||||
DMA_CheckEnabled(this);
|
||||
MakeCallback(false);
|
||||
|
||||
}
|
||||
if (port == ChannelPorts[DMA_PAGEREG][channum]) {
|
||||
pageaddr = val;
|
||||
calcPhys();
|
||||
reset();
|
||||
}
|
||||
|
||||
}
|
||||
|
||||
#undef ff
|
||||
|
||||
// Notify channel when mask changes
|
||||
void DmaChannel::Notify(void) {
|
||||
if(!masked) {
|
||||
DMA_CheckEnabled(this);
|
||||
MakeCallback(false);
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
static Bit16u readDMAPorts(Bit32u port, bool eightbit) {
|
||||
int i,j;
|
||||
|
||||
// Check for controller access
|
||||
for(i=0;i<2;i++) {
|
||||
for(j=0;j<7;j++) {
|
||||
if(ControllerPorts[i][j] == port) {
|
||||
return DmaControllers[i]->portRead(port, eightbit);
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
// Check for DMA access
|
||||
for(i=0;i<8;i++) {
|
||||
for(j=0;j<3;j++) {
|
||||
if(ChannelPorts[j][i] == port) {
|
||||
return DmaChannels[i]->portRead(port, eightbit);
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
LOG_MSG("Unmatched read port %x", port);
|
||||
|
||||
return 0xffff;
|
||||
|
||||
}
|
||||
|
||||
static void writeDMAPorts(Bit32u port, Bit16u val, bool eightbit) {
|
||||
int i,j;
|
||||
|
||||
// Check for controller access
|
||||
for(i=0;i<2;i++) {
|
||||
for(j=0;j<7;j++) {
|
||||
if(ControllerPorts[i][j] == port) {
|
||||
DmaControllers[i]->portWrite(port,val,eightbit);
|
||||
return;
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
// Check for DMA access
|
||||
for(i=0;i<8;i++) {
|
||||
for(j=0;j<3;j++) {
|
||||
if(ChannelPorts[j][i] == port) {
|
||||
DmaChannels[i]->portWrite(port,val,eightbit);
|
||||
return;
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
LOG_MSG("Unmatched write port %x - val %x", port, val);
|
||||
|
||||
}
|
||||
|
||||
Bit8u read_dmaB(Bit32u port) { return (Bit8u)readDMAPorts(port,true); }
|
||||
|
||||
Bit16u read_dmaW(Bit32u port) { return readDMAPorts(port,false); }
|
||||
|
||||
void write_dmaB(Bit32u port,Bit8u val) { writeDMAPorts(port,val,true); }
|
||||
|
||||
void write_dmaW(Bit32u port,Bit16u val) { writeDMAPorts(port,val,false); }
|
||||
|
||||
|
||||
// Deprecated DMA read/write routines -- Keep compatibility with Sound Blaster
|
||||
Bitu DMA_8_Read(Bitu dmachan,Bit8u * buffer,Bitu count) {
|
||||
DmaChannel *chan=DmaChannels[dmachan];
|
||||
|
||||
if (chan->masked) return 0;
|
||||
if (!count) return 0;
|
||||
if (chan->addr_changed) chan->reset();
|
||||
|
||||
if (chan->currcnt>(Bits)count) {
|
||||
MEM_BlockRead(chan->curraddr,buffer,count);
|
||||
chan->curraddr+=count;
|
||||
chan->current_addr+=count;
|
||||
chan->currcnt-=count;
|
||||
return count;
|
||||
} else {
|
||||
// Copy remaining piece of first buffer
|
||||
MEM_BlockRead(chan->curraddr,buffer,chan->currcnt);
|
||||
if (!chan->autoinit) {
|
||||
// Set the end of counter bit
|
||||
//dma[0].status_reg|=(1 << dmachan);
|
||||
count=chan->currcnt;
|
||||
chan->curraddr+=count;
|
||||
chan->current_addr+=count;
|
||||
chan->currcnt=0;
|
||||
chan->enabled=false;
|
||||
LOG(LOG_DMA,LOG_NORMAL)("8-bit Channel %d reached terminal count",chan->channum);
|
||||
return count;
|
||||
} else {
|
||||
buffer+=chan->currcnt;
|
||||
Bitu left=count-(Bit16u)chan->currcnt;
|
||||
// Autoinit reset the dma channel
|
||||
chan->reset();
|
||||
// Copy the rest of the buffer
|
||||
MEM_BlockRead(chan->curraddr,buffer,left);
|
||||
chan->curraddr+=left;
|
||||
chan->current_addr+=left;
|
||||
chan->currcnt-=left;
|
||||
return count;
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
Bitu DMA_8_Write(Bitu dmachan,Bit8u * buffer,Bitu count) {
|
||||
DmaChannel *chan=DmaChannels[dmachan];
|
||||
|
||||
if (chan->masked) return 0;
|
||||
if (!count) return 0;
|
||||
if (chan->currcnt>(Bits)count) {
|
||||
MEM_BlockWrite(chan->curraddr,buffer,count);
|
||||
chan->curraddr+=count;
|
||||
chan->currcnt-=count;
|
||||
return count;
|
||||
} else {
|
||||
// Copy remaining piece of first buffer
|
||||
MEM_BlockWrite(chan->curraddr,buffer,chan->currcnt);
|
||||
if (!chan->autoinit) {
|
||||
// Set the end of counter bit
|
||||
//dma[0].status_reg|=(1 << dmachan);
|
||||
count=chan->currcnt;
|
||||
chan->curraddr+=count;;
|
||||
chan->currcnt=0;
|
||||
return count;
|
||||
} else {
|
||||
buffer+=chan->currcnt;
|
||||
Bitu left=count-(Bit16u)chan->currcnt;
|
||||
// Autoinit reset the dma channel
|
||||
chan->reset();
|
||||
// Copy the rest of the buffer
|
||||
MEM_BlockWrite(chan->curraddr,buffer,left);
|
||||
chan->curraddr+=left;
|
||||
chan->currcnt-=left;
|
||||
return count;
|
||||
}
|
||||
}
|
||||
}
|
||||
|
||||
|
||||
Bitu DMA_16_Read(Bitu dmachan,Bit8u * buffer,Bitu count) {
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
Bitu DMA_16_Write(Bitu dmachan,Bit8u * buffer,Bitu count) {
|
||||
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
void DMA_SetEnabled(void * usechan,bool enabled) {
|
||||
DmaChannel * chan;
|
||||
chan = (DmaChannel *)usechan;
|
||||
|
||||
if (chan->enabled == enabled) return;
|
||||
chan->enabled=enabled;
|
||||
if (chan->enable_callback) (*chan->enable_callback)(enabled);
|
||||
}
|
||||
|
||||
void DMA_CheckEnabled(void * usechan) {
|
||||
DmaChannel * chan;
|
||||
chan = (DmaChannel *)usechan;
|
||||
|
||||
bool enabled;
|
||||
if (chan->masked) enabled=false;
|
||||
else {
|
||||
if (chan->autoinit) enabled=true;
|
||||
else if (chan->currcnt) enabled=true;
|
||||
else enabled=false;
|
||||
}
|
||||
DMA_SetEnabled(chan,enabled);
|
||||
}
|
||||
|
||||
|
||||
void DMA_SetEnableCallBack(Bitu channel,DMA_EnableCallBack callback) {
|
||||
DmaChannel * chan;
|
||||
chan = DmaChannels[channel];
|
||||
chan->enabled=false;
|
||||
chan->enable_callback=callback;
|
||||
DMA_CheckEnabled(chan);
|
||||
}
|
||||
|
||||
|
||||
void DMA_Init(Section* sec) {
|
||||
|
||||
Bitu i;
|
||||
|
||||
DmaControllers[0] = new DmaController(0);
|
||||
DmaControllers[1] = new DmaController(1);
|
||||
|
||||
for(i=0;i<4;i++) {
|
||||
DmaChannels[i] = new DmaChannel(i,DmaControllers[0],false);
|
||||
for(i=0;i<8;i++) {
|
||||
DmaChannels[i] = new DmaChannel(i,i>=4);
|
||||
}
|
||||
for(i=4;i<8;i++) {
|
||||
DmaChannels[i] = new DmaChannel(i,DmaControllers[1],true);
|
||||
for (i=0;i<0x10;i++) {
|
||||
IO_RegisterWriteBHandler(i,DMA_Write_PortB);
|
||||
IO_RegisterReadBHandler(i,DMA_Read_PortB);
|
||||
if (machine==MCH_VGA) {
|
||||
IO_RegisterWriteBHandler(0xc0+i*2,DMA_Write_PortB);
|
||||
IO_RegisterReadBHandler(0xc0+i*2,DMA_Read_PortB);
|
||||
}
|
||||
}
|
||||
IO_RegisterWriteBHandler(0x81,DMA_Write_PortB);
|
||||
IO_RegisterWriteBHandler(0x82,DMA_Write_PortB);
|
||||
IO_RegisterWriteBHandler(0x83,DMA_Write_PortB);
|
||||
IO_RegisterWriteBHandler(0x89,DMA_Write_PortB);
|
||||
IO_RegisterWriteBHandler(0x8a,DMA_Write_PortB);
|
||||
IO_RegisterWriteBHandler(0x8b,DMA_Write_PortB);
|
||||
|
||||
}
|
||||
|
||||
|
|
|
|||
Loading…
Add table
Reference in a new issue